In this article, a new grounded to floating admittance convertor employing only two voltage differencing transconductance amplifiers (VDTAs) has been suggested. The proposed configuration is able to convert any arbitrary grounded admittance into floating admittance without any requirement of additional passive element. The equivalent floating admittance value can tuned electronically through VDTA transconductance. Depending on the passive element selection, the presented topology can simulate active floating resistor and floating capacitor. The presented circuit does not require any active/passive component matching constraints; it has low sensitivity values and good non-ideal behavior. The influence of VDTA port parasitic on proposed configuration is also investigated. The validity of proposed circuit is verified by some application examples. VDTA based Grounded to Floating Admittance converter is implemented & simulated with PSPICE using the 0.18um CMOS technology.
INTRODUCTION
Active simulation of admittance functions is a popular research area for analog circuit designers and researchers as these simulators can be used in design of active filters, oscillators and cancellation of parasitic. The realization of floating admittance function simulator is always more difficult than the grounded simulator due to limitations of integrated circuit technology. So, several grounded to floating admittance convertor has been proposed in literature which can convert a grounded admittance into a floating admittance with some multiplication factor. These circuits can be used to simulate floating resistors, capacitors, inductors and frequency dependent negative resistors (FDNRs) by proper selection of components. Several such simulators employing different active elements such as current conveyors, current backward transconductance amplifier (CBTA), current follower transconductance amplifiers (CFTA) and differential voltage second generation current conveyor (DVCCII) have been reported in literature. The CCCII based simulator circuit has been proposed in [1] , which employs four CCCII and able to convert a grounded admittance into floating one. This circuit can be viewed as a purely active circuit as it does not need any additional admittance except the one need to for conversion. The configuration proposed in [2] has two DO-CCIIs along with three admittances (two grounded and one floating) out of which one of the grounded admittance is converted into floating form. This configuration has drawbacks like use of external admittances and lack of electronic control. The circuit proposed in [3] is also a CCII based circuit with three CCII and three admittances (two grounded and one floating). The circuit proposed in [4] is an electronically tunable circuit with two CBTAs but not a purely active configuration with requirement of additional passive elements. One more CBTA based circuit has been proposed in [5] but it is also not a purely active circuit. The circuit given in [6] is purely active but requires excessive number of active elements (four CFTAs). In [7] , a DVCC based circuit is proposed with nonavailability of electronic tuning and presence of additional grounded admittances. The configuration proposed in [8] needs three CCII, one DVCC along with five grounded admittance. Hence this circuit has excessive active/passive component requirements. These proposed simulators can be used to realize floating resistor/capacitors/inductors and FDNRs by proper choice of passive elements.
Therefore, the aim of this paper is to propose a new grounded to floating admittance convertor employing only two VDTAs and one grounded admittance. This circuit converts the used grounded admittance into a floating admittance with electronically tunable multiplication factor. Hence, the convertor circuit can be viewed as a purely active simulator. The proposed realization exhibit following advantageous features; (i) no requirement of any additional admittance, (ii) electronically tunable multiplication factor, (iii) no requirement of any matching constraint, (iv) good non-ideal behavior and (v) low active and passive sensitivities.
VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER
The VDTA is a new generation active block which has two voltage inputs and three current outputs [9] . The symbol of VDTA is shown in Fig.1 and its CMOS implementation is shown in Fig. 1 [10] , where the input terminals are denoted as VP and VN and output terminals are Z, X+ and X-. 
where, 
where, gn is the transconductance of n th MOS transistor given as,
THE PROPOSED CONFIGURATION
The proposed purely active grounded to floating admittance convertor is shown in Fig.2 .
Fig.2. Proposed Configuration
By routine circuit analysis the short circuit admittance matrix can be given as, 
which simulate a floating admittance with admittance value,
So, the circuit shown in Fig.3 is converting a grounded admittance Y into a floating admittance Yf with a multiplication factor "K", 
From Eq.(6), it is clear that the inductance value can be tuned electronically by changing the transconductance of VDTAs [18] [19]. The proposed configuration can be used to simulate floating resistance and floating capacitance by proper selection of Y.
I. If Y = sC0 is selected, the short circuit admittance matrix is given by, 
which simulate a floating capacitor with capacitance value, 
which simulate a floating resistor with resistance value, 
NON IDEAL ANALYSIS
Taking the non-ideal errors of CMOS VDTA into consideration the port relationship between various current and voltage of a VDTA can be written as [17] ,
where, βZ, βX + and βX -are non-ideal transconductance gain errors.
On revisiting the proposed configuration under non-ideal conditions [16] , the short circuit admittance matrix can be found as, 
EFFECTS OF PARASITICS
At high frequency, the terminal parasitic of VDTA comes into the picture and effect the performance of a VDTA based circuit. To study the effects of terminal parasitic of VDTAs on proposed resistance simulation configuration, it was examined including port parasitic of VDTA [11] [12] [13] [14] [15] . The Fig.3 shows the proposed convertor with port parasitic of VDTA-1 and VDTA-2. The short circuit admittance matrix taking VDTA terminal parasitic under consideration can be found as:
RESULTS
The circuit illustrated in Fig.3 (with Y = 1/R0 and R0 = 1kΩ) is tested by SPICE simulations with TSMC 0.18µm process parameter model. The simulations were performed employing CMOS VDTA (shown in Fig.2 ) with supply voltages ±0.9 VDC and bias currents Ib1 = Ib2 = Ib3 = Ib4 = Ib5 = Ib6 = Ib7 = Ib8 = 150μA. Ib1, Ib2, Ib3 and Ib4 are the bias currents of VDTA1 and Ib5, Ib6, Ib7 and Ib8 are the bias currents of VDTA2. The magnitude response of impedance of proposed simulator has been shown in Fig.4 . It is seen from Fig.4 that simulated magnitude response is constant up to 36.3MHz frequency. The phase responses, as shown in Fig.5 clearly indicate that simulated phase value is 900 up to 4.32MHz frequency. So, it can be concluded that the configuration is working as a floating resistor with resistance value of 1.64kΩ. The electronic tunability can be demonstrated by simulating it with different values of bias currents [20] . To demonstrate the electronic control of proposed configuration, simulations have been performed for different set of bias currents. The Fig.6 illustrated the magnitude responses for Ib = 100μA and 50μA.
The proposed configuration is also simulated for Y = sC0 where C0 = 0.1nF and bias currents Ib1 = Ib2 = Ib3 = Ib4 = Ib5 = Ib6 = Ib7 = Ib8 = 150μA. The simulated magnitude and phase responses illustrated in Fig.7 and Fig.8 confirm the working of the circuit as a floating capacitor. The low-pass filter is also simulated using CMOS VDTA with supply voltage of ±0.9 VDC. The value of C0 = 0.1nF and R0 = 1kΩ. The SPICE simulated frequency responses of this filters is shown in Fig.9 . 
CONCLUSION
In this paper, we have proposed new purely active floating resistor employing two VDTAs which uses supply voltages ±0.9V, thus circuit is suitable for low voltage applications. The proposed configuration uses electronically tunable resistance by control of four parameters: gm1, gm2, gm3 and gm4, with low sensitivity indexes. The usefulness of proposed circuit demonstrated on filter deign example. The workability of the proposed circuits has been tested using SPICE simulations with TSMC 0.18μm CMOS process parameters. 
